
P1
J1
AMP 745355-4
Feedback_Pb
QET_Bias_Pa
Squid_Bias_Pa
QET_Bias_Pc
Squid_Bias_Pc
Bias_Qo
Drain_Qo
Bias_Qi
Drain_Qi
Squid_Bias_Pb
Feedback_Pd
Squid_Bias_Pd
LED2
Source_Qo
Feedback_Qo
Source_Qi
QET_Bias_Pb
Feedback_Pa
QET_Bias_Pd
Feedback_Pc
LED1
FET_Heater
FET_Temperature
Feedback_Qi
Ref_Pa
Ref_Pb
Ref_Pc
Ref_Pd
Ref_Qi
Ref_Qo
P2
P1
AMP 650948-5
Conn 48pin VME RA PCB Male
Ext_Sine+
Ext_Sine-
+- 15V Analog Power Supply
F2
3a
F1
3a
C10
47uF
C1
47uF
D9
5KP15A
D7
5KP15A
L7
4.5uH
L1
4.5uH
TP4
TP1
-15V
GNDA
+15V
L2
HL-8123-BB
4.5uH
+5V Didital Power Supply
TP3
F3
3a
L13
3uH
C15
100uF
C14
100uF
D16
5KP5.0A
+5V
GND
xxx1
3 Amigos
D[15..00]
A[15..00]
Local_A[4..0]
P4
P2
AMP 650947-5
Conn 96pin VME RA PCB Male
nRead
nWrite
Rec_Charge_Qi+
Rec_Charge_Qo+
Rec_Phonon_A+
Rec_Phonon_B+
Rec_Phonon_C+
Rec_Phonon_D+
Rec_Charge_Qi-
Rec_Charge_Qo-
Rec_Phonon_A-
Rec_Phonon_B-
Rec_Phonon_C-
Rec_Phonon_D-
Squid_Pa_Offset+
Squid_Pb_Offset+
Squid_Pc_Offset+
Squid_Pd_Offset+
Squid_Pa_Offset-
Squid_Pb_Offset-
Squid_Pc_Offset-
Squid_Pd_Offset-
P3
J11
AMP 745353-4
MODFIED 12/2/2003 10:31:50 AM
Hierarchical_Page 01
EED Department
ORIGINATOR Mark Kozlovsky DATE 08/14/03
DRAWN Mark Kozlovsky DATE 08/14/03
CHECKED Merle Haldeman DATE 08/14/03
APPROVED Mike Crisler DATE 08/14/03
Fermi National Accelerator Laboratory
United States Department of Energy
C:\cdms_stm_v3\CDMS_STM_V3\CDMS_STM_V3.prj
CDMS System Test Module Backplane
SIZE D
DRAWING NUMBER 387422
Schematic Page 01 of 01
REV A
H=8ND; V=4LA